10 lines
125 B
Verilog
10 lines
125 B
Verilog
`timescale 1 ns / 1 ps
|
|
|
|
module new_module
|
|
(
|
|
input wire clk,
|
|
input wire rst_n
|
|
);
|
|
|
|
endmodule
|