`timescale 1 ns / 1 ps

module new_module
    (
        input   wire    clk,
        input   wire    rst_n
    );

endmodule