GEM/BSI-901-fpga-software
9
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a918eb081f1d170550219ccc554700c5a0b7e8cb
BSI-901-fpga-software/vivado_35916.backup.jou
T

215 lines
32 KiB
Plaintext
Raw Blame History

#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May 7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May 7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 2 11:59:32 2026
# Process ID: 35916
# Current directory: D:/Project/spinal_stim/pl/spinal_stim_v4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20564 D:\Project\spinal_stim\pl\spinal_stim_v4\c64_pro.xpr
# Log file: D:/Project/spinal_stim/pl/spinal_stim_v4/vivado.log
# Journal file: D:/Project/spinal_stim/pl/spinal_stim_v4\vivado.jou
# Running On: DESKTOP-VN054CM, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 171579 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.xpr
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tdata_tmp -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tvalid_tmp -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw_manager
launch_simulation
open_wave_config D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg
source pl_top_tb.tcl
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/clk}} {{/pl_top_tb/DUT/u_eeg_emg_upload/rst_n}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/diff_pkt_data_sel}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_sel}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_send_package_num}} {{/pl_top_tb/DUT/u_eeg_emg_upload/emg_send_package_num}} {{/pl_top_tb/DUT/u_eeg_emg_upload/stop_sample}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_data_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_fifo_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en_dly}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_en_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_data}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/msg_crc}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc16_out}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc16}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc_vld}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rst}}
restart
run 1 ms
run 10 ms
save_wave_config {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg
source pl_top_tb.tcl
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/clk}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/rst_n}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/trans_round}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tdata_array}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tlast_array}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tready_array}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tvalid_array}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/axi_str_rxd_tdata}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/axi_str_rxd_tlast}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/axi_str_rxd_tready}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/axi_str_rxd_tvalid}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cstate}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/nstate}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tdata}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tlast}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tready}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tvalid}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tdata_r}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/cnv_res_tvalid_r}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/scan_cnt}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/round_end}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/CLK_PERIOD}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/CHIPSET_QTY}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/CH_OF_CHIPSET}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/TIME_OUT_MS}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/IDLE}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/READY_ST}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/SCAN_ST}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/CLKS}} {{/pl_top_tb/DUT/u0_eeg_top/u_eeg_upload/TIME_OUT_CLKS}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/clk}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/rst_n}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/enable}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/interrupt}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/pulse_ms}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/run_time_ms}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/pre_message_array}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/pre_message_length}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_round_qty_set}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/reset_package_id}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/package_overtime_ms}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_trigger_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_trigger_tvalid}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_trigger_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tvalid}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/accel_data}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tfull}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tkeep}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tvalid}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/cstate}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/nstate}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/overtime_ms}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/package_id}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/pre_message}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/trigger_word}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/trigger_byte}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/msg_crc}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_round_qty}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_bytes_cnt}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_bytes_cnt_add1}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_rounds_cnt}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_record_bytes_cnt}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/crc16_out}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/crc16}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_addl}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/byte_cnt}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_break}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/upload_disable}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/debug_sig_sort}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/CLK_PERIOD}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/CHANNLE_QTY}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/PRE_MSG_LEN}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_IDLE}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_MSG_HEAD}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_WAIT}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_READ_TRIGGER}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_MSG_TRIGGER}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_MSG_RECORD}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_MSG_CRC}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ST_ADDITIONAL}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/ADDL_NUM}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/clk}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/rst_n}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_addr}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_clk}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_din}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_dout}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_en}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_rst}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_we}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/eeg_sel}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/protocol_sel}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/pre_message_array}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/ch_mapping2pc_array}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/upload_ch_array}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/upload_round_qty_set}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/pre_message_length}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/reset_package_id}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/package_overtime_ms}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/test_data}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_wr_valid}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/bram_rd_valid}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/pre_message}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/ch_mapping2pc}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/upload_ch}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/upload_ch_array_w}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/n}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/CHANNLE_QTY}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/PRE_MSG_LEN}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_TEST_RO}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_TEST_RW}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_SEL}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_ROUNDS_QTY}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_PRE_MSG_LTH}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_RESET_PACKAGE_ID}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_PACKAGE_OVERTIME}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_MESSAGE_END}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_PRE_MSG_START}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_PRE_MSG_MASK}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_CH_MAP_START}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_CH_MAP_MASK}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_UPLOAD_CH_START}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/BRAM_ADDR_UPLOAD_CH_MASK}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_config/N}}
restart
run 10 ms
save_wave_config {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg
source pl_top_tb.tcl
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/clk}} {{/pl_top_tb/DUT/u_eeg_emg_upload/rst_n}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/diff_pkt_data_sel}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_sel}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_send_package_num}} {{/pl_top_tb/DUT/u_eeg_emg_upload/emg_send_package_num}} {{/pl_top_tb/DUT/u_eeg_emg_upload/stop_sample}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_data_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_fifo_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en_dly}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_en_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_data}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/msg_crc}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc16_out}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc16}} {{/pl_top_tb/DUT/u_eeg_emg_upload/crc_vld}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rst}}
restart
run 10 ms
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tkeep}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/m_axis_record_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_protocol_ql/s_axis_eeg_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tvalid}}
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eegY_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eegY_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eegY_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eegY_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eeg24_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eeg24_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eeg24_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eeg24_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/eeg_sel}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/protocol_sel}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eegX_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eegX_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eegX_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/s_axis_eegX_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/record_rx}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/ch_pc}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/record_tx}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tdata}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tlast}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tready}} {{/pl_top_tb/DUT/u0_upload_top/u_upload_sort/m_axis_eeg_tvalid}}
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tfull}} {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tdata}} {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tkeep}} {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tlast}} {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tready}} {{/pl_top_tb/DUT/u0_upload_top/m_axis_record_tvalid}}
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_eeg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/m_axis_emg_tvalid}}
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/diff_pkt_data_sel}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_sel}}
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_send_package_num}} {{/pl_top_tb/DUT/u_eeg_emg_upload/emg_send_package_num}}
save_wave_config {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg
source pl_top_tb.tcl
restart
run 10 ms
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u_eeg_emg_upload/stop_sample}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_data_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_fifo_tdata}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_emg_rd_en_dly}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_en_cnt}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rd_data}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/axis_eeg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tdata_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tvalid_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/eeg_emg_tlast_tmp}} {{/pl_top_tb/DUT/u_eeg_emg_upload/fifo_rst}}
restart
run 10 ms
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.runs/impl_1/c64pro_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 200 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Project/spinal_stim/pl/spinal_stim_v4/c64_pro.sim/pl_top_tb_behav.wcfg
source pl_top_tb.tcl
restart
run 10 ms
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/m_axis_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/m_axis_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/m_axis_eeg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/m_axis_eeg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/m_axis_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/m_axis_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 500 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_pl_top/u_eeg_emg_upload/eeg_emg_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_pl_top/u_eeg_emg_upload/m_axis_eeg_tlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 200 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw_manager
current_wave_config {pl_top_tb_behav.wcfg}
add_wave {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /clk}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /rst_n}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /upload_enable}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /upload_round}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /t_cs_n}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /t_tdata}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /t_tlast}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /t_tready}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /t_tvalid}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tdata}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tlast}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tvalid}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /cnv_res_tdata}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /cnv_res_tlast}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /cnv_res_tready}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /cnv_res_tvalid}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /cs}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /sclk}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /mosi}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /miso}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tdata_w}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tlast_w}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_tvalid_w}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /res_tdata}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /res_tlast}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /res_tvalid}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /slv_cnt}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /r_cnt}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /byte_cnt}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /word}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /res_tvalid_b}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /res_tlast_b}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /ch}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /SPI_CLK_DIV}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /SPI_DATA_WIDTH}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /SPI_SLAVE_QTY}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /SPI_CNV_BYTES}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /IDLE}} {{/pl_top_tb/DUT/u1_eeg_top/\trans_if[0].u_ads1299_if /UPLOAD_ST}}
Reference in New Issue View Git Blame Copy Permalink