1 line
8.0 KiB
JSON
1 line
8.0 KiB
JSON
{"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/pl_top_tb.v":{"language":"Verilog","code":505,"comment":77,"blank":116},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/utils/breath_gen.v":{"language":"Verilog","code":123,"comment":13,"blank":25},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/pl_top.v":{"language":"Verilog","code":320,"comment":35,"blank":70},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/led_ctrl_tb.v":{"language":"Verilog","code":34,"comment":19,"blank":17},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/led_ctrl.v":{"language":"Verilog","code":58,"comment":10,"blank":12},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/trigger/trigger_top.v":{"language":"Verilog","code":137,"comment":15,"blank":32},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/trigger/trigger_detection.v":{"language":"Verilog","code":21,"comment":1,"blank":7},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/switch/adg1414_if.v":{"language":"Verilog","code":136,"comment":13,"blank":25},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/c64pro_top.v":{"language":"Verilog","code":364,"comment":44,"blank":78},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_arrange.v":{"language":"Verilog","code":195,"comment":16,"blank":31},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/trigger/trigger_top_tb.v":{"language":"Verilog","code":45,"comment":15,"blank":16},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/emg/emg_top.v":{"language":"Verilog","code":44,"comment":17,"blank":17},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/accel/accel_top.v":{"language":"Verilog","code":117,"comment":13,"blank":36},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/upload/upload_top.v":{"language":"Verilog","code":254,"comment":15,"blank":45},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/switch/channel_switch_tb.v":{"language":"Verilog","code":52,"comment":16,"blank":17},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/emg/emg_config.v":{"language":"Verilog","code":81,"comment":14,"blank":25},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/switch/channel_switch.v":{"language":"Verilog","code":169,"comment":25,"blank":30},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/upload/upload_sort.v":{"language":"Verilog","code":141,"comment":12,"blank":27},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/cnv_res_collect_tb.v":{"language":"Verilog","code":119,"comment":20,"blank":33},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/switch/adg1414_if_tb.v":{"language":"Verilog","code":56,"comment":15,"blank":17},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/cnv_res_collect.v":{"language":"Verilog","code":180,"comment":14,"blank":30},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/upload/upload_config.v":{"language":"Verilog","code":96,"comment":14,"blank":29},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/accel/lis2dw12.v":{"language":"Verilog","code":197,"comment":10,"blank":31},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_if.v":{"language":"Verilog","code":149,"comment":18,"blank":27},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/dds_stim_16ch_tb.vhd":{"language":"VHDL","code":307,"comment":135,"blank":49},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/dds_stim_16ch_tb.v":{"language":"Verilog","code":74,"comment":16,"blank":21},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/utils/pwm_gen.v":{"language":"Verilog","code":40,"comment":4,"blank":9},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_spi%20-%20backup.v":{"language":"Verilog","code":186,"comment":12,"blank":29},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/utils/debouncing.v":{"language":"Verilog","code":93,"comment":10,"blank":15},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_mod.v":{"language":"Verilog","code":113,"comment":13,"blank":29},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/sine_gen.v":{"language":"Verilog","code":154,"comment":22,"blank":31},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/sine_gen_tb.v":{"language":"Verilog","code":129,"comment":18,"blank":42},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/eeg_upload.v":{"language":"Verilog","code":147,"comment":13,"blank":29},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/eeg_top_tb.v":{"language":"Verilog","code":158,"comment":88,"blank":40},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/rhs2116_top_tb.v":{"language":"Verilog","code":367,"comment":26,"blank":83},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/eeg_config.v":{"language":"Verilog","code":118,"comment":16,"blank":32},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/eeg_top.v":{"language":"Verilog","code":204,"comment":21,"blank":52},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/utils/spi_full_duplex_master_tb.v":{"language":"Verilog","code":79,"comment":16,"blank":21},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/stim_event_collect.v":{"language":"Verilog","code":74,"comment":10,"blank":14},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/rhs2116_mod.v":{"language":"Verilog","code":84,"comment":7,"blank":19},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/utils/spi_full_duplex_master.v":{"language":"Verilog","code":148,"comment":12,"blank":25},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/rhs2116_top.v":{"language":"Verilog","code":337,"comment":27,"blank":86},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/transmit_if_tb.v":{"language":"Verilog","code":172,"comment":39,"blank":58},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/stim_monitor.v":{"language":"Verilog","code":105,"comment":13,"blank":14},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_spi.v":{"language":"Verilog","code":218,"comment":10,"blank":35},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_arrange_tb.v":{"language":"Verilog","code":268,"comment":19,"blank":62},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/eeg/ads1299_spi_tb.v":{"language":"Verilog","code":79,"comment":16,"blank":21},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_distribute.v":{"language":"Verilog","code":120,"comment":13,"blank":26},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_arrange.v":{"language":"Verilog","code":174,"comment":18,"blank":31},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/transmit_if.v":{"language":"Verilog","code":268,"comment":25,"blank":46},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/transmit_config.v":{"language":"Verilog","code":351,"comment":82,"blank":74},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_timer_tb.v":{"language":"Verilog","code":55,"comment":15,"blank":19},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/transmit_config_tb.v":{"language":"Verilog","code":321,"comment":36,"blank":101},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_timer.v":{"language":"Verilog","code":60,"comment":10,"blank":15},"file:///d%3A/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/rtl/rhs2116/trans_distribute_tb.v":{"language":"Verilog","code":114,"comment":16,"blank":24}} |