GEM/BSI-901-fpga-software
9
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

sync chunk 10/12

Browse Source
This commit is contained in:
chunk-sync
2026-09-11 16:18:23 +08:00
parent e4ba5f5837
commit c315cef09e
1297 changed files with 1380453 additions and 221838 deletions
Download Patch File Download Diff File Expand all files Collapse all files
c64_pro.runs/impl_1/c64pro_top.tcl
+18 -21
View File
@@ -17,7 +17,7 @@ proc create_report { reportName command } {
}
}
namespace eval ::optrace {
variable script "D:/projects/vivadoPrj/c64_pro/c64_pro.runs/impl_1/c64pro_top.tcl"
variable script "D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.runs/impl_1/c64pro_top.tcl"
variable category "vivado_impl"
}
@@ -122,43 +122,40 @@ start_step init_design
set ACTIVE_STEP init_design
set rc [catch {
create_msg_db init_design.pb
set_param chipscope.maxJobs 2
set_param runs.launchOptions { -jobs 8 }
set_param chipscope.maxJobs 5
set_param runs.launchOptions { -jobs 20 }
OPTRACE "create in-memory project" START { }
create_project -in_memory -part xc7z010clg400-2
create_project -in_memory -part xc7z020clg400-2
set_property design_mode GateLvl [current_fileset]
set_param project.singleFileAddWarning.threshold 0
OPTRACE "create in-memory project" END { }
OPTRACE "set parameters" START { }
set_property webtalk.parent_dir D:/projects/vivadoPrj/c64_pro/c64_pro.cache/wt [current_project]
set_property parent.project_path D:/projects/vivadoPrj/c64_pro/c64_pro.xpr [current_project]
set_property ip_output_repo D:/projects/vivadoPrj/c64_pro/c64_pro.cache/ip [current_project]
set_property webtalk.parent_dir D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.cache/wt [current_project]
set_property parent.project_path D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.xpr [current_project]
set_property ip_output_repo D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
OPTRACE "set parameters" END { }
OPTRACE "add files" START { }
add_files -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.runs/synth_1/c64pro_top.dcp
add_files -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.runs/synth_1/c64pro_top.dcp
set_msg_config -source 4 -id {BD 41-1661} -limit 0
set_param project.isImplRun true
read_ip -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/ip/mult_gen_au8_bu9_p8/mult_gen_au8_bu9_p8.xci
add_files D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/bd/design_a9_1/design_a9_1.bd
read_ip -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/ip/axis_data_fifo_w32_d32/axis_data_fifo_w32_d32.xci
read_ip -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/ip/dds_stim_16ch/dds_stim_16ch.xci
read_ip -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/ip/axis_data_fifo_w32_d16/axis_data_fifo_w32_d16.xci
read_ip -quiet D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/sources_1/ip/axis_data_fifo_w8_d128/axis_data_fifo_w8_d128.xci
add_files D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/bd/design_a9_1/design_a9_1.bd
read_ip -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/ip/axis_data_fifo_w8_d128/axis_data_fifo_w8_d128.xci
read_ip -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
read_ip -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci
read_ip -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/ip/vio_cur_flt_state/vio_cur_flt_state.xci
read_ip -quiet D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/sources_1/ip/c_add_s16_s32/c_add_s16_s32.xci
set_param project.isImplRun false
OPTRACE "read constraints: implementation" START { }
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_ads1299.xdc
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_ads1299_emg.xdc
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_ic.xdc
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_misc.xdc
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_pm.xdc
read_xdc D:/projects/vivadoPrj/c64_pro/c64_pro.srcs/constrs_1/new/c64pro_pins_rsh2116.xdc
read_xdc D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/constrs_1/new/c64pro_pins_ads1299.xdc
read_xdc D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/constrs_1/new/c64pro_pins_ads1299_emg.xdc
read_xdc D:/Project/spinal_stim/pl/spinal_stim_v10/c64_pro.srcs/constrs_1/new/c64pro_pins_ic.xdc
OPTRACE "read constraints: implementation" END { }
OPTRACE "add files" END { }
OPTRACE "link_design" START { }
set_param project.isImplRun true
link_design -top c64pro_top -part xc7z010clg400-2
link_design -top c64pro_top -part xc7z020clg400-2
OPTRACE "link_design" END { }
set_param project.isImplRun false
OPTRACE "gray box cells" START { }